

EE 330 Fall 2024
Homework 6 Solutions

Problem 1 : Assume a resistor has a resistance of $1\text{k}\Omega$ at $T = 300^\circ\text{K}$. If the TCR of this resistor is constant of value $2000\text{ppm}/^\circ\text{C}$, what will be the resistance at $T = 350^\circ\text{K}$?

Solution

$$R(T_2) = R(T_1) \left[1 + (T_2 - T_1) \frac{\text{TCR}}{10^6} \right] =$$

$$R(350^\circ\text{K}) = R(300^\circ\text{K}) \left[1 + (350 - 300) \frac{2000}{10^6} \right]$$

$$R(350^\circ\text{K}) = 1000 \left[1 + \left(50 \times \frac{2000}{10^6} \right) \right] = 1100\Omega = 1.1\text{k}\Omega$$

2.

We got the value of resistivity based on the doping density.

Doping density $\rightarrow 5 \times 10^{14} \text{ cm}^{-3}$

Resistivity $\rho \rightarrow 9.045 \Omega\text{-cm}$

$$R = \frac{\rho L}{W} = \frac{9.045 \times 0.2}{0.015 \times 0.005} = 24.12\text{k}\Omega$$



Problem 3





A) Left: if $V_{in} > 0.6$ then diode on else
diode off, $v_{out} = 0$

$$V_{out} = \begin{cases} 0 & V_{in} < 0.6 \\ V_{in} - 0.6 & V_{in} \geq 0.6 \end{cases}$$

Right: if V_{out} neg then I_R is up and not
possible with diode, so only positive voltages
are passed

$$V_{out} = \begin{cases} 0 & V_{in} < 0 \\ V_{in} & V_{in} \geq 0 \end{cases}$$





Problem 4 (a)

$$\text{Using voltage divider, } V_{\text{out}} = \frac{\frac{1}{\text{sc}}}{R + \frac{1}{\text{sc}}} V_{\text{in}}$$

3dB frequency = Cut off frequency = $f_c = 10 \text{ MHz}$

$$\Rightarrow f_c = \frac{1}{2\pi RC}$$

$$\Rightarrow C = \frac{1}{2\pi R f_c} = \frac{1}{2\pi \times 10 \times 10^3 \times 10 \times 10^6} = 1.592 \times 10^{-12} = 1.592 \text{ pF}$$

$$\begin{aligned} \rightarrow \text{ Using } R(T_2) &= R(T_1) \left[1 + (T_2 - T_1) \frac{2300}{10^6} \right] \\ C(T_2) &= C(T_1) \left[1 + (T_2 - T_1) \frac{1000}{10^6} \right] \end{aligned}$$

the temperature value pairs for each resistor can be found as

\rightarrow At 273K, $R = 10 \text{ k}\Omega$, $C = 1.592 \text{ pF}$ and the 3dB frequency = 10MHz

\rightarrow At 350K, $R = 11.771 \text{ k}\Omega$, $C = 1.715 \text{ pF}$ and 3dB frequency = 7.88MHz

so the graphs will look as shown below with the 3dB frequency or cut off frequency as calculated above.

(b)

$$\% \text{ change in 3dB frequency} = \frac{10 \text{ MHz} - 7.88 \text{ MHz}}{10 \text{ MHz}} \times 100\%$$

$$= 21.2\%$$

5.

P5) What is the range in the diode current?

$$I_D = J_s A \frac{V_0}{e^{nVt}}$$
$$J_s = 10^{-15} \text{ A/u}^2$$
$$A = 50 \mu\text{m}^2$$
$$V_0 = 0.5 \text{ V or } 0.6 \text{ V}$$
$$Vt = 26 \text{ mV}$$
$$n = 1$$

0.5 V

$$I_D = 10^{-15} \frac{\text{A}}{\mu\text{m}^2} \cdot 50 \mu\text{m}^2 e^{\frac{0.5 \text{ V}}{26 \text{ mV}}}$$

$$I_D = 11.241 \mu\text{A}$$

0.6 V

$$I_D = 10^{-15} \frac{\text{A}}{\mu\text{m}^2} \cdot 50 \mu\text{m}^2 e^{\frac{0.6 \text{ V}}{26 \text{ mV}}}$$


$$I_D = 526.199 \mu\text{A}$$

The range in the diode current is between

11.241 \mu\text{A} \sim 526.199 \mu\text{A}

P6.) Determine the current I_D . $V_x = 10 \text{ V}$ $A = 200 \mu\text{m}^2$

$$J_s = 10^{-15} \frac{\text{A}}{\mu\text{m}^2} \quad Vt = 26 \text{ mV}$$



$$V_x = I_D \cdot R + V_D \quad \underline{V_D = 0.6 \text{ V}}$$

$$\Rightarrow 10 \text{ V} = I_D \cdot 2k + 0.6 \text{ V}$$

$$I_D = \frac{10 \text{ V} - 0.6 \text{ V}}{2k} = 4.7 \text{ mA}$$


$$\underline{I_D = 4.7 \text{ mA} > 0} \quad \text{Diode is "on"}$$

- 7). Since V_x is much smaller, it can be shown that the simplified diode models will not be good enough to accurately predict I_D so must use diode equation

$$520mV = I_D(2k) + V_D \quad \left. \begin{array}{l} \\ I_D = J_s A e^{\frac{V_D}{nV_t}} \end{array} \right\} \text{eliminate } V_D \quad 520mV = 2kI_D + nV_t \ln\left(\frac{I_D}{J_s A}\right)$$

with $n=1$, $V_t = 25mV$ and $J_s A = 2 \times 10^{-14}$, solving iteratively for I_D we obtain $I_D = 26.5 \mu A$

- 8) For circuit on left Guess D1 and D2 ON.




solving, obtain $V_o = -20V$. must now verify

$$I_{D2} = \frac{20V}{4k} = 5mA \quad I_{D1} = I_A + I_{D2} = \frac{80V}{1k} + 5mA = 85mA$$

thus $I_{D1} > 0$ & $I_{D2} > 0$ so $V_o = -20V$ solution is valid

For the right circuit:

I will start by assuming the middle diode is off, and the rightmost diode is on. This guess is made on the assumption that the location of the 10V source relative to the 4V source will cause currents to flow in the wrong directions. This allows us to treat the middle diode as an open circuit, giving us the following diagram.



As the 10V source drives an open circuit and the $10k\Omega$ resistor ends at an open circuit, we can neglect them. Using KVL, we can find the current through the loop using the following equation:


$$4V - (i_2 * 10k\Omega) - 0.7V - (i_2 * 10k\Omega) = 0$$

This should reduce down to $i_2 = \frac{3.3V}{20k\Omega} = 165\mu A$, which gives a 1.65V drop across each resistor. Additionally, this gives a voltage of 2.35V at the anode of the rightmost diode. With the 10V source at the cathode of the middle diode, this would make the voltage across the middle $10k\Omega$ resistor and diode -7.65V, meaning current would be flowing the wrong direction through the diode and confirming the initial assumption that it is off. This gives us the result of $i_2 = 165\mu A$.

9. a)

Case 1: $V_{IN} < 0$

Assume D_2 off D_1 on



$$V_{OUT} = -\frac{R_2}{R_1} V_{IN} \quad (\text{inverting amplifier})$$

$V_N = 0V$ (virtual ground due to ideal)
op amp

since V_{IN} is negative, V_{OUT} is positive


so, D_2 would be reverse biased
and D_1 would be forward biased.

so assumptions are correct. ↗

current
flows out
through R_2 and
 R_3

Case 2: $V_{IN} \geq 0$

Assume D_2 off, D_1 on




$$V_{OUT} = -\frac{R_2}{R_1} V_{IN}$$

$V_N = 0$ (ideal op amp)

So, current flows into op amp

So, assumption for D_2 is
correct but D_1 assumption is
wrong

Assume P_1, P_2 both off



op amp has no effect because it
is disconnected

so,

$$V_{OUT} = \frac{R_3}{R_1 + R_2 + R_3} V_{IN}$$

Op amp equation:

$$\cancel{V_o} = A(V_p - V_n) \quad (A = \infty \text{ for ideal})$$

$$V_p = 0$$

$$V_n = \frac{R_2 + R_3}{R_1 + R_2 + R_3} V_{IN}$$

$$\text{so, } \cancel{V_o} = -\infty$$

\hookrightarrow V_o of op amp
saturates at
negative supply


So, $V_{D1} = V_N - \infty \rightarrow$ reverse biased

$$V_{D2} = \cancel{V_{D2}}$$

$V_{D2} = -\infty - V_{OUT} = -\infty \rightarrow$ reverse biased

Assumptions are correct

Note, one could make $V_{IN} = 0$ a third case, but when this occurs everything in the circuit goes to OV so it is modeled by Case 2



b) This circuit amplifies the absolute value of the input ~~signal~~

$\text{if } \frac{R_2}{R_1} = \frac{R_3}{R_1 + R_2 + R_3}$

Otherwise it still amplifies and rectifies the signal but not the absolute value.

10.

```
Ln#  
1 `timescale 1ns/1ps  
2 module mux4_1(in0,in1,in2,in3,en,mux_sel,out); //initiation of module  
3     input in0,in1,in2,in3,en; //initiation of input bits  
4     input [1:0] mux_sel; //initiation of select pin for mux  
5     output reg out; // initiation of output  
6  
7     always @(*)begin //starts for any change values  
8         if (en) begin //active low input =1  
9             out = 0; //active low output  
10        end  
11        else begin // for selecting a mux pin  
12            case(mux_sel)  
13                2'b00 : out = in0; //assigning values based on select pin  
14                2'b01 : out = in1;  
15                2'b10 : out = in2;  
16                2'b11 : out = in3;  
17            endcase  
18        end  
19    end  
20  
21  
22  
23  
24  
25  
26 endmodule  
27
```

```
Ln#  
1 `timescale 1ns/1ps  
2 module mux_4_1_tb();  
3     reg [1:0] mux_sel; //inputs are initiated as registers  
4     reg in0,in1,in2,in3,en;  
5     wire out; //outputs are initiated as wires  
6  
7     mux4_1 dut(in0,in1,in2,in3,en,mux_sel,out); //initiation of dut  
8  
9     initial in0 = 0;  
10    initial in1 = 1;  
11    initial in2 = 0;  
12    initial in3 = 1;  
13    initial en = 0;  
14    initial mux_sel = 2'b00;  
15  
16    always #1 mux_sel[0] = ~mux_sel[0];  
17    always #2 mux_sel[1] = ~mux_sel[1];  
18  
19    always #4 en = ~en;  
20  
21  
22  
23  
24 endmodule  
25  
26
```



```

module demux4_1(in,op0,op1,op2,op3,demux_sel,en); //initiation of module
    input in,en;
    input [1:0] demux_sel; //initiation of input pins
    output reg op0,op1,op2,op3; //initiation of select pin for demux output
    //initiation of outputs

    always @(*) begin // starts for any change in values
        if (en) begin // active low input = 1
            op0 = 0;
            op1 = 0;
            op2 = 0;
            op3 = 0;
        end

        else begin
            case(demux_sel) //for different selections the output is
                2'b00:begin // received at a different pin
                    op0 = in;
                    op1 = 0;
                    op2 = 0;
                    op3 = 0;
                end
                2'b01:begin
                    op0 = 0;
                    op1 = in;
                    op2 = 0;
                    op3 = 0;
                end
                2'b10:begin
                    op0 = 0;
                    op1 = 0;
                    op2 = in;
                    op3 = 0;
                end
                2'b11:begin
                    op0 = 0;
                    op1 = 0;
                    op2 = 0;
                    op3 = in;
                end
            endcase
        end
    end
endmodule

```

```

Ln# 1 `timescale 1ns/1ps
2
3 module demux_tb();
4
5     reg in, en; //inputs are initiated as registers
6     reg [1:0] demux_sel;
7
8     wire op0,op1,op2,op3; //outputs are initiated as wires
9
10    demux4_1 dut(in,op0,op1,op2,op3,demux_sel,en); //initiation of dut
11        initial in =1;
12        initial en =0;
13
14        initial demux_sel = 2'b00;
15
16        always #1 demux_sel[0] = ~demux_sel[0]; //toggle the bit 0 every cycle
17        always #2 demux_sel[1] = ~demux_sel[1]; //toggle the bit 1 every 2 cycles
18
19        always #4 en = ~en; //toggle the enable pin every 4 clock cycles
20
21 endmodule
22

```

